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CHAPTER 1
Recent Trends in Wireless Sensor Node Systems
1.1 Design Constraints in Wireless Sensor Node System
Bell’s law of computing classes [1] states that approximately every decade a new computer
class with lower price and volume replaces the previous class. Extending this prediction to the next
decade, the next computing class is expected to have a size that is orders of magnitude smaller than
today’s cell phones. One of the best example of the next computing class is wireless sensor nodes.
With similar or improved computing power implemented within a small volume - thus the term
“smart dust” [2] - at lower cost, it has potential to change how people interact with environment.
For example, there has already been effort to use wireless sensor nodes to measure environmental
change [3], monitor structural integrity of infrastructure [4], be implanted inside human body to
record a patient’s status constantly [5], along with many other discussions. However, many issues
still remain to be solved which has been the focus of active research to realize the wireless sensor
node and use it for constant monitoring devices [6, 7]. The most significant challenge rises from
its biggest benefit: small volume.
Technology advance in electronics for past few decades show that circuit size has constantly
been shrinking rapidly and is expected to do so for foreseeable future [8]. However, as seen in
Figure 1.1 [9], the same has not been true for battery technology. Although it showed constant
improvement, battery capacity per volume has been increasing much slower than transistor count
per area. Even for today’s hand-held devices such as a cell phone, battery capacity limits key
metrics such as system volume and standby time. During the last leap of computing class change,
1
Figure 1.1: Relative technology improvement from 1990-2003.
from personal computers (PC) to handheld devices, even companies like Intel Corporation - the
largest chip maker famous for their CPU in the PC - was not fast enough to react to this paradigm
shift. Now it faces a challenge from other companies more adept to limited power in the computing
environment, such as Qualcomm and ARM [10].
For wireless sensor nodes, the volume that can be allotted to battery - if any - is orders of
magnitude smaller than that in a cell phone. In some applications, the system does not have any
battery and operates from energy harvester or wirelessly coupled power source. Although energy
harvesting and wireless power transmission are actively investigated topics, they still suffer from
low efficiency. Therefore, it is obvious that it requires a system designer to be more aware of
energy efficiency of the circuit. In addition, another aspect often presents challenge to the system
designer, which has not been much of an issue for the previous class of the computing system. Not
as much attention to as sheer battery capacity expressed by the energy it stores is the maximum
instantaneous current a battery can support. Table 1.1 shows that as battery size becomes smaller,
so does the maximum current it can support. If one circuit block in a wireless sensor node sys-
2
Manufacturer Product Name Output Capacity Maximum Size
Voltage (V) (µAh) Current (mA) (mm3)
PowerStream [11] PGEB016144 3.7 200 400 2684
PowerStream [12] GM300910 3.7 15 120 270
ST [13] EFL700A39 3.9 0.7 5 129
Cymbet [14] CBC050 3.8 0.05 0.3 57.6
Cymbet [15] CBC012 3.8 0.012 0.1 18.75
Table 1.1: Battery specification comparison.
tem has instantaneous current that exceeds the maximum current the battery can support, it causes
unexpected voltage drop. For systems with the battery as its only energy source, this affects op-
eration of the other blocks as well, possibly leading to total system failure. The system designer
can choose to integrate a large capacitor in order to handle an instant spike of high current demand
without significant drop of battery voltage. However, this comes with cost of increased volume,
which is not readily available in all wireless sensor nodes. Therefore each circuit block has to be
not only energy efficient, but power efficient as well, with extra attention to instantaneous power.
1.2 Circuit Design Challenges
Figure 1.2 shows a typical block diagram of a wireless sensor node system. At the front end
of the system are analog components such as sensor and data converters. It monitors changes
in the system’s environment and hands off the information in digital form. The digital core then
processes the acquired data, and stores it in memory if necessary. Then data is delivered to the
outside world so that its user can gather acquired information. The communication is usually done
through a wireless channel, since small volume of the system inhibits use of large interface fixture
needed for wired communication. On the background, a real time clock keeps track of the time
for purposes of logging the timing information of data acquisition, synchronizing wireless sensor
nodes, etc. All of these operations have to be done within energy and power budget constrained by
power source like battery and energy harvester, and power management circuit.
Traditional scaling theory [16] asserts that active power for digital circuits can directly bene-
fit from technology improvement. As shown in Table 1.2 [16], scaling enabled digital circuits to
have faster speed with lower power with reduced supply voltage. This trend, however, is no longer
3
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Figure 1.2: Block diagram of a wireless sensor node system.
Device or Circuit Parameter Scaling Factor
Device dimension κ
Doping concentration 1/κ
Voltage 1/κ
Current 1/κ
Capacitance 1/κ
Delay time 1/κ
Power dissipation 1/κ2
Power density 1
Table 1.2: Traditional Scaling Results for Circuit Performance
Year of Production 2013 2015 2017 2019 2021 2023 2025 2027
Logic Industry Node Range
Labeling (nm) 16/14 11/10 8/7 6/5 4/3 3/2.5 2/1.5 1/0.75
Power Supply Voltage (V) 0.86 0.83 0.80 0.77 0.74 0.71 0.68 0.65
Vt,sat (V) 0.446 0.453 0.461 0.461 0.446 0.453 0.454 0.461
NMOSFET Intrinsic Delay
(ps) 1.622 1.573 1.587 1.525 1.424 1.474 1.422 1.413
Table 1.3: ITRS Low Power Technology Requirement
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Figure 1.3: Traditional folded cascode operational amplifier
sustainable due to several factors. In order to decrease delay with reduced power supply voltage,
transistor’s threshold voltage has to be reduced as well. However, this causes exponential increase
in leakage power, which can potentially dominate power consumption. Therefore the supply volt-
age and especially threshold voltage cannot be scaled down accordingly with device dimension, as
shown in Table 1.3 [8].
With the given processing environment, many different techniques have been researched to
achieve high energy efficiency. More specifically, it has been known that the maximum energy
efficiency for digital circuit can be achieved at sub-threshold level of supply voltage [17]. Also
there are well-known techniques to achieve extremely low average power for digital processor
cores [7, 18]. As a result, digital circuits have shown successful adaptation to the scaling trend
even with much higher number of transistors usually present in a system. It can even be said that
slow scaling of threshold voltage was beneficial for the design of ultra-low power digital circuit,
given that aggressive voltage scaling and power gating are widely used.
However traditional analog circuits have other problems that digital circuit does not have to
handle. A traditional analog circuit, best represented by an operational amplifier such as Figure
1.3[19], is designed with many transistors in saturation mode. To meet such condition, portion of
supply voltage level has to be reserved to maintain transistors in saturation, referred to as voltage
headroom. When this constraint has to be met with traditional techniques such as cascoding,
circuits like 1.3 are very hard to be implemented with same operating condition as ultra-low power
5
system like [7]. Also, performance of many traditional analog circuits is determined by device
matching of different transistors. Because matching is improved with increased device size, analog
circuit cannot benefit directly with smaller minimum feature size [20]. As for power consumption
of the traditional analog circuit, transistor in saturation mode with conventional design has to be
supplied with constant bias current. These factors pose significant challenge for analog circuits to
achieve good power and energy efficiency in wireless sensor node system.
1.3 Scope of the Thesis
This thesis will discuss essential analog circuit blocks required in ultra-low power wireless
sensor node systems as shown in Figure 1.2. As discussed in previous section, these circuit blocks
require non-traditional techniques to be compatible with system environment.
In Chapter 2, low power real time clock using pulse-driven crystal oscillator is discussed. Even
with advance in CMOS-based timer, crystal oscillator still provides superior performance in accu-
racy by orders of magnitude. However, its power consumption needs to be kept minimal, consid-
ering that the real time clock has to be running all the time without being put under sleep mode.
Moreover, previous works on low power crystal oscillator requires an operational amplifier with
monitoring circuit. Because these require constant bias current, it was limiting the minimum power
consumption of the circuit. Therefore, operational amplifier was replaced with pulsed drivers. The
pulse was generated at precise timing by using DLL. These peripheral circuits were operated with
reduced supply voltage to minimize peripheral circuit power. To maximize pulse strength to com-
pensate for energy lost at each oscillation cycle, the drivers were operated at highest supply voltage
available. All the different supply voltage levels were generated on chip by using switched capac-
itor network. The circuit was tested at different supply voltage and temperature. Its frequency
characteristic along with power consumption were measured and compared to traditional circuit.
Also, its performance as real time clock was verified by measuring Allan deviation.
In Chapter 3, simplified version of pulse-driven crystal oscillator is discussed. Recent works
showed that the crystal oscillator can still maintain oscillation with inaccurate pulse position,
thanks to crystal’s high quality factor. DLL in Chater 2 is replaced with Schmitt trigger, greatly
reducing design effort. Its implementation detail, layout, and simulation result are presented.
6
In Chapter 4, sub-nW 8 bit SAR ADC using transistor-stack DAC is discussed. Conventional
SAR ADC is well known for its excellent energy efficiency. However, most of the works are
focused on high sampling speed, which is not always necessary in environmental monitoring.
Therefore a new SAR ADC architecture was designed for moderate sampling frequency of 1kS/s.
To facilitate design effort and reduce layout dependent effect, conventional capacitive DAC was
replaced with transistor-stack DAC with 255:1 multiplexer. The control logic was designed with
both TSPC and CMOS logic to minimize transistor count. The design has been implemented in
65nm as a stand-alone version and in 180nm as part of WSN system. The ADC was tested at
different sampling rates and input signal frequency. Then its linearity and power consumption
was measured. Lastly, its performance was compared to ADCs with similar sampling rate and
resolution.
In Chapter 5, voltage regulator using a switched capacitor network is discussed. The circuit was
designed for production-cost-driven project. In order to generate voltage used for digital circuits at
reduced cost, a switched capacitor network based voltage regulator was chosen, replacing a boost
converter. The circuit can generate output voltage of 3.2V±10% at input voltage of 1.7-3.4V with
15mA load current.
7
CHAPTER 2
Pulse-Driven Crystal Oscillator
2.1 Motivation
In wireless sensor node (WSN) application, one goal is to build network of tiny sensor nodes
to collect data. Due to its small size, each sensor node has to operate at extremely low power.
Under one of typical scenario in Figure 2.1 (a), processor will be activated every 20 minutes to
take measurement for 100ms at 3µW. Then once in every hour, processor will transmit this data
for 1ms at 1mW. For the rest of the time, the whole system will be put into sleep mode where it
will consume idle power of 1nW. If there is a base station which can listen to the transmitted signal
all the time, each sensor node does not have to worry about accurate timing and consume average
power of 1.5nW. However for some applications, each sensor node has to communicate with each
other. In such cases, each sensor node will have its own timing reference so that it will activate
its communication module exactly after one hour. Unfortunately, two independently operating
timing references are likely to suffer from mismatch due to jitter and other randomness. Here we
assumed a new scenario as shown in Figure 2.1 (b). Given silicon based timing reference operating
in sub-nW range (e.g., 660pW in [21]), we can expect two nodes to have mismatch of 200ms in
an hour due to its high frequency instability. This corresponds to 56ppm in an hour. In such
case, communication module of one node will be activated earlier and has to wait until other node
initiates communication. In such case average power consumption becomes 57nW, which is 38
times larger than the previous case. To avoid this scenario, each node has to be equipped with high
accuracy timing source. Such timing accuracy can be offered by quartz crystal oscillator (XO).
8
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Figure 2.1: Operation scenario of WSN.
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Figure 2.2: Conventional XO circuit.
However it usually consumes much higher power than the whole sensor node system, typically in
the range of µW to 100s of nW.
2.2 Previous Works
To analyze problems with conventional XO, basic configuration is shown in Figure 2.2. The
inverter in closed loop will amply noise in its input to kick-start the oscillation. At the same time,
it provides 180 degrees phase shift, and generates energy lost each time crystal oscillates. For
this configuration, inverter gain is uncontrolled and gives square wave output. Therefore, series
resistor at output is required to control the drive level. This also forms low pass filter so that crystal
does not oscillate at higher overtone frequency. However there are three noticeable sources of
power loss in this circuit. The first one is the driver itself. Because its input signal is sinusoidal
wave, the driver is never completely turned off and consumes static power. The second source is
uncontrolled, high oscillation amplitude, which leads to more power loss per each cycle. The last
one is the series resistor. As you can see from the waveform, this voltage difference is burnt off by
the resistor. Overall, this configuration will typically consume power in µW range for 32.768kHz
crystal.
To cope with this problem, new circuit was proposed in 1977 [22], which is shown in Figure
10
Ampl.
control
Figure 2.3: Popular low power XO circuit.
2.3. This circuit monitors the oscillation amplitude and controls the bias current of the driver. By
using active feedback control loop, it could reduce driver current, reduce oscillation amplitude, and
eliminate the series resistor. The lowest power consumption reported using this scheme is 27nW,
but unfortunately it is still little too high for WSN application due to followings. First, although
smaller than the conventional circuit, the driver still consumes static power. Also, there’s lower
bound on how small the amplitude can get. Smaller oscillation means that the driver input also
becomes smaller. The driver is operating in sub-threshold region, and the smaller oscillation input
makes driver much weaker and can eventually get to the point driver no longer can regenerate
enough energy to sustain the oscillation. For the last, the closed loop control system, which made
27nW possible, consumes good portion of power by itself.
2.3 Circuit Operation of DLL-Assisted Pulse-Driven Crystal
Oscillator
To further reduce the power consumption suitable for wireless sensor node application, new
circuit was designed using preamplifier concept, which is the first of two key components in the
circuit. Starting from conventional circuit with only single inverter, preamplifier is placed before
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Figure 2.4: Preamplifier concept of the proposed circuit.
the output driver as shown in Figrue 2.4. Then new VDD and ground pair smaller than nominal
VDD and ground is supplied, so that oscillation amplitude is kept small. From now on, it will
called low voltage supply, which is targeted to be about 150mV. Then larger voltage is supplied to
the preamplifier, so that small input signal can be amplified before being sent to the output driver.
It will provide output driver with maximum gate-source voltage, increasing the transconductance.
It will be called as high voltage supply, which is targeted to be about 1V. In this configuration,
smaller oscillation amplitude no longer weakens the driver. With help of higher input signal to
the driver, it now has stronger transconductance and can maintain oscillation at lower voltage.
This approach, however, has two remaining issues. If the preamplifier is implemented operational
amplifier with enough bandwidth to keep the phase difference low, the preamplifier alone will
consume bias current larger than 10nA. Also, amplified signal makes output driver too strong, so
that it again requires series resistor for safe operation. As a result, pulsing scheme is implemented,
the second part of the key components. The previously discussed operational amplifier is replaced
with an inverter and pulse generator. Instead of prematurely turning on the driver and perturb the
sinusoidal oscillation, the driver is turned on at each oscillation peak to regenerate energy only
when it is needed. Since precise timing it is required to have a DLL locked to crystal’s resonant
frequency. From there pulses can be generated at preferred timing and these signals are used to
separately drive NMOS and PMOS driver. For an example, at oscillation maxima, PMOS will turn
on briefly and clamp the oscillation’s top level back to VDDL. At minima, NMOS will turn on
12
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Figure 2.5: Block diagram of the proposed circuit.
and clamp the bottom level down to VSSL. This way, series resistor can be removed. In addition,
only one transistor of the driver is on at a time when VDS is small, and output driver power can be
significantly reduced. However, if DLL and other circuits are run in high voltage supply, which is
targeted to be around 1V, the power consumption in these circuits will be too high. It negates any
benefit from lower driver power.
Therefore, another voltage pair in between high voltage supply and low voltage supply is in-
troduced, and which is called medium voltage supply. By keeping medium voltage supply at
near-threshold level, power consumption of DLL and other circuits can be reduced. Since output
driver still wants to have high voltage supply signal as input, level converters are implemented in
between. Unfortunately, it means four extra supply voltages. For practical application, these volt-
ages should be generated efficiently on chip. In this circuit, switched capacitor network (SCN) is
used so that the whole circuit can operate from just one set of VDD and ground. The block diagram
for the final circuit is shown in Figure 2.5. Overall, the circuit will maintain the oscillation in the
following way. Once DLL is locked to crystal’s resonant frequency, DLL makes different sets of
32.768kHz square wave with different phase. The circuit picks a pair of these square waves and
it can make precise pulse at predefined timing. Then these pulses are applied at output driver to
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Figure 2.6: Circuit in medium voltage supply.
inject energy at oscillation peak and thereby the circuit can sustain the oscillation.
2.4 Circuit Implementation Detail
In this section, the details of each block will be discussed. The blocks in medium voltage
supply include front end, DLL, and pulse generator, which form the core of the system. These
blocks are shown in Figure 2.6. Then the level converter and SCN will be explained.
Figure 2.7 shows front end (FE) block. Since crystal oscillates as sine wave within low voltage
supply, the sine wave needs to be transformed into square wave within medium voltage supply for
the DLL to work. Since the front end is operating at near-threshold level, where the circuit is more
prone to PVT variation, if we use simple inverter, it may not make square wave at all when either
NMOS or PMOS is much stronger than the other. Therefore, the FE output needs to trip exactly in
the middle of low voltage supply, even with PVT variation. Therefore self-adaptive body biasing
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technique is used for FE [23]. Body biased inverter will amplify the sine wave from the crystal
while separate body bias generator dynamically adjusts the body bias so that trip voltage is set as
required. However, the body bias generator itself consumes more than few nW of power if it is
left running always. Therefore body bias voltage is held in on-chip 60pF capacitor and adjusted
only once in a while. The reference voltage, which sets the tripping voltage was generated on-chip
using diode stack transistors, which can operate few pW range.
Figure 2.8 shows DLL block. Delay cells are made with current starved inverters, double
stacked to minimize any leakage present. Then a pair of outputs from delay cells is chosen for
pulse generator. Depending on which cells are chosen, the pulse generator will use appropriate
logic gates so that correct pulses can be sent to the drivers. Figure 2.9 shows edge detector part of
the DLL. Instead of using standard flip-flop, custom cell has been designed to reduce the number
of transistors to 13 instead 36 transistor of standard cell FF. By doing so, flip-flop power was
reduced by 55%. Similar to body bias generator from the FE, the edge detector will only operate
periodically. This may bring concern about worse frequency stability. However, as it will be
explained in the next section, the long term stability does not show noticeable impact, due to
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innate frequency stability performance of the quartz crystal.
Figure 2.10 shows charge pump part of the DLL. Similar to other parts shown previously,
double stacking is used when needed and the circuit operates periodically while relying on large
capacitors to hold bias voltage. Although not shown in the figure for the simplicity, bias voltage for
the charge pump is also internally generated and it is assisted by decoupling capacitors. Overall,
when the DLL and FE need to recalibrate bias voltage, all the circuit parts previously explained
will be activated. The measurement result confirmed that the circuit can sustain the oscillation
while running in this mode for only 2 cycles out of every 32 cycles. Then for the rest of 30 cycles,
only blocks in main signal path, which are FE, delay cells, and PG, remain running to save power.
The Figure 2.11 shows level converter. The pulse generated from previous blocks is still in
medium voltage supply. In order to have the maximum transconductance, the pulse needs to be
up-converted to high voltage supply level. Since each pulse is sent to different type of transistors,
the up-conversion requirement is different for each signal. For an example, when pulse for NMOS
driver is converted, the maximum voltage is increased to VDD of high voltage supply, whereas
17
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minimum voltage level does not matter since it’s already lower than VSS of low voltage supply.
Similarly, the minimum voltage needs to be decreased to supply ground level for PMOS pulse.
To build robust level converter with PVT variation, new level converter is designed to reduce the
contention between pull-up and pull-down path during transition. Especially for PMOS driver,
delay element is inserted in the circuit to completely turn off unnecessary path [24]. Once the level
conversion is done, this signal is applied to the gate terminal of output driver transistors.
As explained earlier the circuit has its own SCN to generate different voltage pairs. The voltage
generation has to be done without consuming too much power by itself. Considering parasitic
cap from switching components, it is better to use larger switching capacitor operating at lower
frequency, if the circuit can tolerate ripple from resulting supply voltages. As a result, frequency
dividers are used to get 4.096kHz signal for operating the SCN as shown in Figure 2.12. Although
not shown here, SCN requires separate clock source before the crystal starts to oscillate. This can
be done by using low power ring oscillator, which was not implemented in this circuit. Since it
can be turned off after crystal starts to oscillate, the power cost of ring oscillator will be minimal
during normal operation.
Figure 2.13 shows details of SCN1 - which generates medium voltage supply from high voltage
supply - and SCN2 - which generates low voltage supply from medium voltage supply. The switch
configuration can be dynamically adjusted as needed and only few examples are shown in the
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figure. For the measurement result discussed in the following session, medium voltage supply was
set to be half of high voltage supply, and low voltage supply was set to be one-third of medium
voltage supply.
2.5 Measurement Result
The proposed circuit was fabricated in 180nm CMOS technology with triple well. Figure 2.14
shows measured waveform, where pulse injection at each oscillation peak can be observed. The
power consumption of all the circuit, including on-chip voltage generation by SCN, at different
power supply voltage is shown in Figure 2.15. The minimum power of 5.58nW was observed at
room temperature. For the rest of the test result such as temperature sweep, supply voltage of
1.08V was used.
The experiment result in Figure 2.16 shows the frequency change under different supply volt-
age and pulse location. Normal in Figure 2.16 means pulse was generated around oscillation
minima and maxima. Early is case when pulse was generated before oscillation peaks, and late
is case when pulse was generated after oscillation peaks. Full means pulse was generated around
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Figure 2.17: Frequency at different temperature.
oscillation peaks with three times wider pulse width. The graph shows frequency change normal-
ized to frequency with normal pulse at supply voltage of 1V. The circuit shows 30.3ppm/V over
0.94-1.2V. Within 10% of the supply voltage at 1.08V, the frequency drift is approximately 7ppm.
In comparison, conventional circuit - the one which has only one inverter and power consumption
is in µW range - is 1.89ppm/V, and CMOS gate leakage based timer published in ISSCC 2011 [21],
is 4200ppm/mV. Figure 2.16 shows that pulse location and width affect oscillation frequency by
only few ppm. This shows that the circuit can maintain acceptable frequency performance even if
DLL performance degrades.
Figure 2.17 shows the frequency dependence to the temperature. The ideal frequency char-
acteristic is shown in blue line, as specified by crystal’s datasheet. The shaded region marks the
specification boundary coming from process variation of the crystal itself. The solid red line shows
the result of the circuit. The graph suggests that the circuit stays within the specification boundary.
Shown in black line is the conventional circuit result.
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Figure 2.18: Frequency measurement for eight hours.
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Figure 2.19: Allan deviation measurement and comparison to prior ultra-low power RTC.
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Minimum power consumption 5.58nW
Operating temperature tested −20◦C - 80◦C
Frequency drift within −4.56ppm-133.3ppm
testing temperature
Supply voltage dependence 30.3ppm/V
Minimum oscillation amplitue 100mVp−p
Frequency Area Power consumption Technology
[26] 32.768kHz N/A 220nW 2µm
[27] 2.1MHz 0.41mm2 700nW 2µm
[28] 32.768kHz N/A 27nW 2µm
(32nW with clock divider) 2µm
This work 32.768kHz 0.3mm2 5.58nW 0.18µm
Table 2.1: Performance summary.
To use this circuit as real time clock in wireless sensor node, long term frequency stability is the
utmost importance. The circuit was continuously monitored in room temperature for eight hours,
and Figure 2.18 shows that frequency is tightly controlled, within fraction of ppm. Shown in Figure
2.19 is Allan deviation of the circuit and basic circuit. The red line shows the measurement result
of the circuit, and the black line is the measured result of the basic crystal oscillator operating at
32.768kHz. For comparison, Allan deviation measurement result for ultra-low power silicon-based
timers are shown [21,25]. The result shows that the circuit maintains stability performance needed
for WSN, even with periodic operation of bias point recalibration.
2.6 Conclusion
The Table 2.1 shows the performance summary, along with comparison to previous works
[26–28]. The new XO architecture was proposed which uses low voltage supply to keep small
oscillation amplitude and high voltage supply for strong driver. Together with pulse injection
scheme realized by DLL, the power could be reduced by 4.84x from the best previously known
work. The long term frequency stability performance is confirmed and meets requirement for WSN
application.
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CHAPTER 3
Schmitt Trigger Based Pulse-Driven Crystal Oscillator
3.1 Motivation
The details of DLL-assisted pulse-driven crystal oscillator was published in 2012 [29]. The
previous circuit uses DLL to generate pulse at precise timing relative to oscillation frequency. In-
accurate pulse timing can potentially increase power consumption because the capacitor connected
to the crystal is charged by the driver, not by the resonant oscillation of the crystal. However in
the work published in 2014 [30], it used inverter delay for timing. Using pulse with higher ampli-
tude as it was proposed in DLL-assisted pulse-driven crystal oscillator, eliminating precise timing
circuit, and using 28nm technology, it could reduce the total power consumption with 32.768kHz
crystal. As it is shown in the measurement result of the DLL-assisted pulse-driven crystal oscilla-
tor, location of the pulse has limited impact at operating frequency accuracy.
Utilizing this tradeoff between accurate timing and frequency accuracy, new circuit has been
simulated with 180nm CMOS technology, same as previous DLL-assisted pulse-driven crystal
oscillator. Specifically, the circuit was designed to be used as a real-time clock for mm3-scale
system as in [7]. The system operates from a single rechargeable battery, and internally generates
0.6V and 1.2V. The new design has to maintain stable oscillation from finite number of voltage
supply level available in the system.
Figure 3.1 shows electrical model of 32.768kHz crystal used in simulation, and Figure 3.2
shows power consumption of crystal oscillating at different voltage level. At oscillation amplitude
of 0.6V, the crystal alone dissipates 3.7nW. While this level of power consumption is acceptable
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Figure 3.1: Electrical model of 32.768 kHz crystal used in simulation.
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Figure 3.2: Power consumption of crystal oscillating at different voltage level
for given application, peripheral circuit’s power consumption is not. At given technology, standard
threshold voltage device suffers from prohibitive level of leakage current, whereas high threshold
voltage device has functional failure at different process variation. Therefore additional voltage
level of 0.3V was chosen. This can be easily generated from 0.6V by SCN with 2:1 division
ratio, and standard threshold voltage device can safely operate with help of dynamic compensation
circuit such as 2.7.
With oscillation peak-to-peak amplitude at 0.6V, the toal power consumption is going to be
larger than 10nW. Considering that real-time clock has to be running all the time without, it
increases average power consumption of the whole system significantly for mm3-scale system.
Therefore, the new system has been designed to operate at 0.3V, which can be easily generated
by SCN with 2:1 division ratio. At 0.3V peak-to-peak oscillation amplitude across crystal with
5pF capacitance to ground at each end, it was simulated to consume 0.9nW without any peripheral
circuit.
The testing result in the next section, as well as work of [30], showed that pulse location has
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Type Temp. (oC) Min. Max. Mean Sigma
-20 2.77 8.72 4.62 0.641
Schmitt trigger 27 1.50 4.48 2.87 0.396
100 0.469 2.79 1.49 0.261
-20 3.25 25.6 8.46 2.57
Inverter chain 27 0.747 8.11 2.96 0.788
100 0.001 2.28 0.828 0.308
Table 3.1: Monte-Carlo simulation for delay variation µs
Type Temp. (oC) Min. Max. Mean Sigma
-20 33.9 87.4 49.6 6.50
Schmitt-trigger 27 45.7 206 93.2 19.0
100 170 1035 407 104
-20 295 331 311 4.50
Inverter chain 27 320 520 361 19.5
100 719 3079 1380 308
Table 3.2: Monte-Carlo simulation for power variation (pW)
limited effect at oscillation stability. However it still needs to stay within acceptable range, that is,
close to oscillation maxima and minima. When the pulse is far away from the ideal location, the
oscillator suffers from different problem according to driving scheme. If the crystal is driven at
one terminal only, such as the work described in the previous section, the capacitors at both ends of
the crystal is charged by the driver, not by the resonant current coming from the crystal. Therefore
the circuit has to waste additional amount of power every time the crystal oscillates. If the crystal
is driven at both terminals as in [30], oscillation amplitude grows larger as the pulse location is
moved further away from the ideal location, thus leading to higher power consumption as well.
Therefore tradeoff exists between accuracy of the pulse location and power consumption.
In [30] inverter chain was used to generate delay for the pulse. However inverter chain operat-
ing at such a low voltage is known to suffer from large variation. In addition it requires long chain
of inverters to generate delay in µs level, as required in 32.768kHz crystal application.
Figure 3.3 shows the block diagram of the proposed Schmitt trigger based pulse-driven crystal
oscillator, operating without DLL. For this work, Schmitt trigger replaces inverter chain. Table
3.1 and 3.2 shows Monte-Carlo simulation result for one Schmitt trigger compared to 19 inverters
connected in series. The number of inverters was chosen so that it matches single Schmitt trigger’s
delay in nominal case. The area for one Schmitt trigger in 180nm technology is 207µm2, whereas
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Figure 3.3: Block diagram of the proposed pulse-driven crystal oscillator without DLL.
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Figure 3.4: Schmitt trigger based pulse generator.
19 inverters require 147µm2.
3.2 Circuit Implementation Detail
Figure 3.4 shows pulse generator using Schmitt trigger. The Schmitt trigger generates delay
from sine-wave input coming from crystal’s oscillation. Followed by inverter chain with selectable
length, this circuit can generate pulse with different length. Unlike DLL-assisted pulse-driven
crystal oscillator it cannot change the pulse location. In order to save power, part of the inverter
chain can be power gated when not used.
Bootstrap circuit schematic is shown in Figure 3.5. This circuit can provide faster rise/fall
time and lower power consumption than level converter operating at same voltage domain (i.e.,
from 0.3V to 0.6V). It requires larger area than level converter due to four capacitors, but its small
capacitance - only 10fF - makes its area overhead relatively small compared to the whole system’s
area.
Figure 3.6 shows SCN circuit for generating 0.3V for the system. The crystal’s oscillation volt-
age is level-converted to generate SCN clock signals. As explained previously, standard-threshold
device operating at 0.6V may lead to prohibitively large amount of leakage current at certain pro-
cess and temperature variation. Therefore, high-threshold device operating at 1.2V was chosen for
SCN clock signal generation.
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Figure 3.5: Bootstrap circuit schematic diagram.
31

	


 


















Figure 3.6: SCN schematic for the Schmitt trigger based pulse-driven crystal oscillator system.
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Table 3.3: Simulated power consumption of the Schmitt trigger based pulse-driven crystal oscilla-
tor system.
3.3 Layout and Simulation Result
Layout of the system is shown in Figure 3.7. The total area including SCN is 0.04mm2, and
area without SCN is 0.003mm2. Simulation result in Figure 3.3 shows that the system consumes
5.61nW at nominal process at 25◦C. 2.34nW is consumed by core circuit blocks, including pulse
generator, bootstrap circuit, driver, and crystal. Increased pulse width at −20◦C makes oscilla-
tion amplitude larger and increases power consumption compared to the case at 0◦C. At higher
temperature, leakage power starts to increase and dominates overall power consumption.
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Figure 3.7: Layout of the Schmitt trigger based pulse-driven crystal oscillator system.
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CHAPTER 4
Sub-nW 8-bit SAR ADC with Transistor-Stack DAC
4.1 Motivation
Wireless sensor nodes (WSN), as the name suggests, acts as measurement device to real world.
At the foremost part of this interface is a sensor, which transforms environmental change infor-
mation into electrical parameter. For efficient handling of acquired information, the electrical pa-
rameter in analog form needs to be converted to digital form. Therefore analog-to-digital converter
(ADC) is also a key component in WSN application. Like every other components in WSN, instan-
taneous power consumption and overall energy efficiency of ADC are also critical metrics in these
systems due to their limited energy budgets. Although it depends on different applications, many
environmental measurements - such as pressure, humidity, inertial movement, and light intensity -
and bio-signals - such as ECG, EMG, and EEG [31, 32] - require relatively low sampling rates at
1kS/s or lower. More interestingly, unique power scheduling behavior common in WSN calls for
another requirement. When WSN is put to standby state for its minimal average energy consump-
tion, it can only wake up from external triggering such as radio signal if ADC is also turned off. If
ADC can be designed with minimum operating power, however, it can continuously monitor the
environment - but not record or process data - and wake up only when it detects important event.
For such purpose, ADC sampling rate can be brought down much lower than 1kS/s. Since ADC
power consumption will be just little more than its standby power under such scenario, new ADC
also needs to have very lower power in standby mode. Unfortunately, many previous researches
on ADC are focused on relatively high power range for WSN application [33–35]. Typical ADCs
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are designed to run at much higher sampling rates of 1 MS/s and higher. Though they can achieve
very high energy efficiency, their high instantaneous power consumption often exceeds sensor node
budgets. In order to achieve target resolution at higher sampling frequency, the standby power is
sacrificed. As a result, slowing down the sampling clock frequency for previous designs does not
provide sufficient power and energy efficiency for WSN. As a result, WSN requires a new ADC
to satisfy the requirements above. For the ADC that will be discussed in the next sections, target
sampling rate was set to 1kS/s with moderate resolution of 8-bit. In section 4.2, I will give a brief
overview of previous works on low power ADC. In section 4.3, I will discuss circuit operation
principle and implementation detail in 65nm CMOS technology. In section 4.4, I will discuss how
the circuit was migrated to 180nm technology for implementation in WSN application. Finally in
section 4.5, I will show the measurement result.
4.2 Previous Works
Among different ADC architectures, SAR ADCs are known to offer some of the highest energy
efficiencies among modern data converter topologies. SAR ADC has two distinctive advantages
over other architectures. First, it can make decision on 1 bit at each comparison. This reduces
conversion time significantly, compared to architectures like single-slope ADC. Some architectures
offer similar or faster conversion time - such as pipeline or flash ADCs - but they come with
expense where SAR ADC’s second advantage lies in. That is, SAR ADC can convert data with
single comparator. As ADC’s resolution increases, comparator’s power starts to dominate the total
power, constrained by conparator’s noise performance. Therefore, SAR ADC architecture was
chosen for ultra-low power and energy consumption.
To further improve power and energy efficiency of SAR ADC in target operating condition,
its power consumption source has to be analyzed. As shown in Figure 4.1, a SAR ADC can be
divided into three distinctive blocks: DAC, control logic, and comparator. For next paragraphs,
each block’s impact will be discussed. First, DAC in conventional SAR ADC is constructed by an
array of capacitors, namely capacitive DAC (CDAC). Since CDAC power is directly proportional
to size of unit capacitance, recent SAR ADC researches use capacitor built with metal wire [36].
However, this makes ADC vulnerable to any mismatch and layout dependent effect (LDE) such
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Figure 4.1: Conventional SAR ADC block diagram
as parasitic capacitance [37]. Although there has been much discussion on CDAC switching tech-
niques [38], there is not much margin for improvement in decreasing minimum size of the unit
capacitance and therefore in using CDAC. Second, control logic in moderate resolution ADC also
constitutes significant amount of power consumption in moderate resolution ADC. Especially, the
large number of transistors - compared to DAC and comparator blocks - means it has large impact
on standby power of the whole ADC system. Therefore recent works uses different style of logic
families than conventional CMOS logic [39, 40] Third, comparator power in SAR ADC depends
on target resolution. To improve the noise performance, explicit capacitors have to be implemented
at comparator’s back-to-back inverter pair output. Since clocked comparator discharges one of the
capacitors at each comparison, it directly affects power. However comparator power is likely to
be similar to other blocks in moderate resolution ADC. Therefore new ADC was designed using
SAR ADC architecture, with more focus on new DAC and control logic structure. Its detail will
be explained in the next section.
4.3 Circuit Implementation in 65nm CMOS Technology
The new ADC design starts with replacing conventional CDAC to a transistor-stack DAC (TS-
DAC). The TS-DAC is constructed from 256 low-Vth transistors configured as forward-biased
diodes, followed by an analog 255:1 MUX (Figure 4.2). Furthermore, since all voltages are static
in the TS-DAC, its output voltage is not affected by parasitic routing capacitance. This allows it to
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Figure 4.2: Block diagram of the proposed circuit.
be routed using automatic routing tools which, combined with automatic placement scripts, results
in automatic layout generation that greatly eases technology migration. The 255:1 MUX is de-
signed using a new incremental indexing method. In addition, the digital control logic is optimized
using true single-phase clocked (TSPC) and CMOS logic circuits that reduce device count by 81%
compared to conventional logic. Figure 4.2 shows the overall ADC operation. During the sam-
pling period, Csample stores SIGNAL−VDD/2. During conversion, Csample is connected in series to
DAC OUT, which sets one end of the comparator input to (DAC OUT−SIGNAL+VDD/2). Since
this value is compared to VDD/2, the comparator triggers when DAC OUT and SIGNAL are equal.
This sampling approach has the advantage that the comparison is made to a fixed value VDD/2,
eliminating common-mode dependent comparator offset error. Csample is chosen to be 100fF based
on the leakage of the switches; this small value results in a low sampling energy. Despite the ex-
tremely small current supported by the TS-DAC, the small comparator input capacitance allows
for sufficient speed in the targeted application space.
As it will be explained later, speed of MUX settling and leakage current flowing into the output
of MUX affect the overall performance greatly. In order to mitigate this problem, - i.e. faster
settling of MUX output and sampled input, and lower leakage during conversion - a boot-strap
circuit in Figure 4.3 is used to drive switches connected to Csample. The circuit takes SMP EN and
its complimentary signal from control logic, and generates SMP and the complimentary signal to
drive transmission gates. With this bootstrap circuit, gate terminals of transistors in transmission
gate is driven at voltage higher than VDD and lower than ground level.
For the TS-DAC shown in Figure 4.4, transistor matching is crucial to linearity performance.
38












 
Figure 4.3: Bootstrap circuit for sampling.
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Figure 4.4: Transistor stack schematic and layout floorplan.
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To achieve good matching, four sets of series-connected transistors are placed in common-centroid
fashion by an automatic script and routing is performed by automatic routing (APR) tool. In ad-
dition, the nodes in the stack are stabilized using decoupling MIM and metal finger capacitors.
This allows the stack to have lower driving current as the decoupling capacitors provide the in-
stantaneous charge required when the DAC changes its output. By placing capacitors above the
transistors, no area overhead is incurred. A conventional 256:1 MUX is not suitable for two rea-
sons. First, in a conventional MUX every input passes through an equal number of switches to
the output. Since the decoupling capacitors in the stack provide sufficient charge during MUX
transitions, the settling speed is limited by the MUX switch on-resistances. Earlier stages of the
conversion require a larger output voltage shift than later stages, and hence, they are the limit-
ing factor in ADC performance. Second, in a conventional MUX many irrelevant switches are
turned on/off at every transition (e.g., when the LSB changes value, 128 switches are impacted).
To address these two issues, we propose a new MUX structure in which the number of switches
from input to output increases linearly from MSB to LSB, resulting in balanced settling time while
minimizing unnecessary switch transitions.
Figure 4.5 shows a 4-bit sub-section of the proposed MUX structure. During the first conver-
sion step, CK[3] is enabled only for that conversion step, selecting ST[8] (assume BP0 [4] was
enabled in a prior conversion step). At the next cycle, either B0[3] or BP0[3] is selected and re-
mains on for the remainder of the conversion. In the shown example BP0[3] is selected based on
the comparator result. At the same time, CK[2] is enabled, selecting ST[4]. In the next conversion
step CK[1] and B00[2] are enabled to select ST[6], and so on. Note that the number of switches
the signal passes through increases by exactly one in each conversion step, leading to a balanced
settling time; this provides more than one order of magnitude performance improvement (simula-
tion). In addition, the number of active switches is reduced with gating logic based on the state of
the switch that is two stages upstream. For example, in the last conversion step of Figure 4.5 the
two switches BP000[1] are enabled since BP00[3] is enabled, however the two switches BP001[1]
are off because B00[3] is off. Hence, only 1 unnecessary switch is enabled, compared to 3 without
switch gating. Note that looking one level upstream, rather than two, can further reduce the num-
ber of switches unnecessarily turned on. However this also increases the amount of gating logic,
resulting in higher total power consumption. The chosen two-level approach was found to mini-
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Figure 4.5: Switching sequence for the last four clock cycles.
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Figure 4.6: Switch connection status at the end of conversion cycle for code 0000010x.
mize overall power consumption, disabling 89% of all unused switches (Figure 4.6) and yielding
51% lower power consumption (simulation).
Figure 4.7 shows the control logic circuit. Although asynchronous logic has shown good per-
formance with low power [39, 40], it requires either a detection or delay circuit to ensure DAC
output voltage settling. Due to the relatively long settling period in the moderate sampling rate
applications targeted, these circuits consume much more power than synchronous control logic.
However, normal CMOS logic using standard flip-flops requires a large transistor count, which
increases static power consumption due to leakage. We therefore implemented a hybrid control
logic using TSPC logic to hold state information and regular CMOS logic to generate outputs. The
resulting controller requires 221 transistors, which is 81% lower than conventional CMOS logic.
Figure 4.8 shows the comparator circuit. For an ADC to have good accuracy, comparator
should induce low kick-back noise to the input side. One common solution to this problem is to
use a preamplifier to isolate input from fast switching nodes. For this system, however, preamplifier
itself will consume considerable amount of power, easily dominating overall power budget when
used at target sampling frequency. In order to achieve low kick-back noise without preamplifier,
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Figure 4.7: Control logic circuit and associated timing diagram.
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Figure 4.8: Comparator circuit.
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Figure 4.9: Block diagram of 180nm CMOS test chip.
source terminal of input transistor pair is connected to ground, and reset transistor is connected to
the drain terminal [41]. This reduces gate-drain voltage change, leading to reduced kickback noise
and thus eliminating the need for preamplifier.
4.4 Implementation in 180nm CMOS Technology
The design discussed in the previous section was implemented in 65nm CMOS technology. In
order to implement the same design into WSN application such as [7], the circuit was migrated to
180nm CMOS technology. The main purpose of the application was to measure relatively static
signal such as battery voltage. In addition, it was requested that the ADC can be put into sleep
mode, while reacting fast after it was called back on to active mode. Since ADC was requested
to operate independently of other circuit blocks, a dedicated LDO would provide supply voltage.
Additionally, ADC power consumption was not a dominant power dissipation source for the given
application.
To satisfy the requirements, TS-DAC was sized differently, so that it can support approximately
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10nA of current when it is on. It allows TS-DAC to settle faster when ADC is called back on to ac-
tive mode, and makes it less susceptible to leakage current of the MUX. Additionally, control logic
was designed with standard CMOS logic so that the design flow is more compatible with stan-
dard design procedure used for the rest of the system, at expense of increased power consumption.
Unlike the previously discussed design, the whole ADC circuit will operate from single voltage
supply provided by the dedicated LDO. All of these factors allowed easier implementation with
APR tool. With only comparator and TS-DAC unit cell - that is, single transistor with appropriate
spacing for adjacent n-wells - requiring manual layout, the whole design could be implemented
with simpler APR process. In 65nm design, the TSPC logic required manual layout of seven basic
cells, and use of dual voltage supply increased layout effort for the cell placement. Figure 4.9
shows block diagram of the implemented design.
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Figure 4.10: Die photo of 65nm CMOS test chip.
4.5 Measurement Result
Figure 4.10 shows the die photo of the design in 65nm CMOS with active area of 0.106mm2
The TS-DAC requires 79 % of the area. The test structure includes scan chain and level converters
for off-chip data interface. Two different designs with different transistor-stack current were im-
plemented. One design has approximately twice the transistor-stack current of the other. Because
both width and length of the transistor were adjusted to achieve higher current, active area remains
identical to each other.
Figure 4.11 shows the die photo of the design in 180nm CMOS with active area of 0.152mm2.
The area includes LDO, battery voltage divider to ADC input, and interface circuit to the sys-
tem register such as level converters and additional logic for generating interrupt signal for the
processor core when the conversion is done.
For 65nm test chip, the design with smaller transistor-stack current was tested with 0.7V sup-
plied to the DAC, MUX, and comparator, while control logic uses 0.5V. This test condition rep-
resents minimum power consumption with maximum efficiency. The other design with higher
transistor-stack current was supplied with 0.7V for all circuit. This design provides higher accu-
racy with minimum loss of efficiency. For higher current DAC, five different chips were measured.
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Figure 4.11: Die photo of 180nm CMOS test chip.
As shown in Figure 4.12 and Figure 4.13, SFDR starts to decrease at sampling rate of 1kS/s and
reduce ENOB below 7-bit at higher sampling rate. At 1kS/s - 1.024kS/s for high current DAC - the
ADC provides relatively constant SNDR performance regardless of the input frequency, as shown
in Figure 4.14 and Figure 4.15.
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Figure 4.12: Performance with different sampling frequencies with low current DAC in 65nm test
chip
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Figure 4.13: Performance with different sampling frequencies with high current DAC in 65nm test
chip
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Figure 4.14: Performance at F sample=1kHz with low current DAC in 65nm test chip
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Figure 4.15: Performance at F sample=1.024kHz with high current DAC in 65nm test chip
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Figure 4.16: DNL with low current DAC in 65nm test chip
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Figure 4.17: INL with low current DAC in 65nm test chip
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Figure 4.18: DNL with high current DAC in 65nm test chip
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Figure 4.19: INL with high current DAC in 65nm test chip
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Figure 4.20: Power and FoM at different sampling frequency with high current DAC in 65nm test
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Figure 4.21: Power breakdown with high current DAC in 65nm test chip
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Figure 4.22: DC signal measurement result in 180nm test chip
At 1kS/s with low current DAC the DNL is +0.76/-0.74 LSB and INL is +1.09/-1.28 LSB as
shown in Figure 4.16 and Figure 4.17. At 1.024kS/s with high current DAC the DNL is +0.46/-0.46
LSB and INL is +0.58/-0.70 LSB as shown in Figure 4.18 and Figure 4.19. The linearity perfor-
mance is limited by leakage current from MUX into DAC, as well as slower speed of switches in
mid-rail voltage. With low current DAC, the maximum ENOB of 7.1 bit is observed at a power
consumption of 466pW, resulting in an FoM of 3.4fJ/conversion-step. With high current DAC, the
maximum ENOB of 7.3 bit is observed at a power consumption of 673pW, resulting in an FoM of
4.1fJ/conversion-step. When low current DAC version of ADC operates from a single supply of
0.7V at 1kS/s, ENOB becomes 7.2 bit with FoM of 4.4fJ/conversion-step.
Figure 4.20 shows power consumption and FoM at different sampling frequency with high cur-
rent DAC. With 7.3-bit ENOB and 246pW power consumption, FoM increases to 12.5fJ/conversion-
step. The power breakdown with high current DAC in Figure 4.21 shows a balanced distribution
among design components with standby power of 194pW. For low current DAC standby power
decreases to 113pW. Table 4.1 summarizes the measured ADC performance and compares it to
previous work.
Since the test chip in 180nm process was designed to measure static signal with internally
generated clock, only DC measurement was taken to evaluate the performance. Figure 4.22 shows
the result with externally provided input signal. With 4.0V supplied to mimic battery input voltage,
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Parameter This work This work [42] [43] [44] [45]
(low current) (high current)
Process (nm) 65 180 130 65 65
Area (mm2) 0.106 0.06 0.04 0.046 0.037
Resolution (bit) 8 8 10 10 10
Sample Frequency (KHz) 1 1.024 2 1 1 1
DNL (LSB) 0.76/-0.74 0.46/-0.46 0.28/-0.17 0.54/-0.61 0.59/-0.62 0.48/-0.55
INL (LSB) 1.09/-1.28 0.58/-0.70 0.81/-0.27 0.45/-0.46 0.89/-0.41 0.52/-0.61
ENOB (bit) 7.1 7.3 7.4 9.1 9.1 9.1
Power (nW) 0.466 0.673 27 53 5.8 3
Standby Power (nW) 0.113 0.194 7.7 13 2.34 0.67
FOM (fJ/conv.-step) 3.4 4.1 79.9 94.5 10.9 5.5
Table 4.1: Performance summary.
it shows coefficient of determination of R2=0.9998 to linear fit equation.
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CHAPTER 5
Multiple Output Level Switched Capacitor Network Voltage
Regulator
5.1 Motivation
As mobile computing device becomes more common, power management circuit need to adapt
to the new trend. Unlike a plugged-in device, its input source - battery output voltage gradually
decreases over its usage. In addition, its output loading condition is vastly different. First, it will
have lower loading than that of plugged-in device. Because a mobile device has to operate from
limited energy budget preset by battery capacity, its instantaneous power loading is designed to
be lower with more energy-efficient design. Although this is helpful for designing a new power
management circuit, it means the circuit itself has to be more energy efficient. Therefore, previous
designs for plugged-in devices cannot be used directly. Second, it is likely to have wider range
of loading. Power gating is very commonly used techniques to extend duration between battery
recharging (battery life). It allows gated circuit block to reduce the power consumption by several
orders of magnitude when the block is not needed. If the power management circuit operates
inefficiently at such low loading, the battery life may be shortened by performance of the power
management circuit, not by system’s functional blocks.
The circuit proposed in this section is designed for a battery operated system in “Talking book”
project [46]. The project aimed to build a low-cost audio computer for information dissemination
among illiterate people group, with main focus on lower production cost (the initial goal for the
55
Component Price (U.S. cent) Area (mm2)
Inductor (10uH) 28.9 5.12
Capacitor (100nF) 0.275 0.43
Table 5.1: Inductor and capacitor comparison
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Figure 5.1: Voltage doubler configuration
cost was $10). Although the most of functional blocks can be integrated into a single chip, a flash
memory had to be purchased as separate chip. Because the flash chip required 3.2V±10% as its
supply voltage, a voltage regulator circuit had to generate this from battery voltage of 1.7V-3.2V.
I will explain why specific architecture was chosen, and how it was implemented in following
sections.
5.2 Architecture Choice
A boost converter is an obvious candidate for voltage conversion requirement mentioned above.
However, it requires a discrete inductor, which increases the cost of the system. As shown in Table
5.1 [47], an inductor for boost boost converter is much more expensive than a discrete capacitor.
On the other hand, a charge pump based circuit can be built only with several capacitors, and
thus at much lower cost. Figure 5.1 shows the basic configuration of charge pump. In phase 1, a
capacitor is connected in parallel with input voltage source and charged to input voltage. In phase 2,
the capacitor is connected in series to input voltage, and generates twice the voltage of input voltage
source. This basic configuration is often called a voltage doubler. However, this architecture can
only generate integer multiples of its input voltage, as commonly shown in Dickson charge pump
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Figure 5.2: Circuit block diagram.
[48].
With relatively relaxed requirement on output voltage for given application, the charge pump
was chosen for its low cost and reasonable efficiency. To generate output voltage in our target
range, the circuit needs to be able to support as many conversion ratios as possible, with keen
focus on efficiency.
5.3 Circuit Implementation
Figure 5.2 shows the block diagram of the proposed circuit. Unlike conventional charge pump,
bottom plate of Cf is now connected to the output of an independent charge pump. In this configu-
ration, fraction of the battery voltage is generated by down-converter block. Then the output of the
down-converter is used as one input of the voltage doubler (up-converter), generating final output
voltage. However, this scheme can only generate discrete number of output levels. To overcome
the limited conversion ratio, the circuit can be deliberately made inefficient to generate normally
unavailable voltage. In [49], on-resistance of the switches are dynamically adjusted to induce
more voltage drop. Similarly, LDO can be placed at the output of charge pump [50], which also
comes at the expense of efficiency. These approaches can be useful when accurate output voltage
is more important than efficiency. However, efficiency is prioritized with relaxed output accuracy
tolerance. Thus, down-converter is made to generate six discrete levels only.
Figure 5.3 shows the schematic of the converter. The down converter can generate 25%, 33%,
50%, 66%, 75%, or 100% (bypassing) of the input. In order to change conversion ratio on demand,
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Figure 5.3: Circuit schematic.
25% 33% 50% 66% 75% 100%
CK1 φ1 φ1 φ1 φ1 φ1 On
CK2 φ2 φ2 φ2 φ2 φ2 On
CK3 φ2 On On On φ1 On
CK4 φ2 φ2 On φ1 φ1 On
CK5 φ1 φ1 Off φ2 φ2 Off
CK6 φ1 φ1 Off φ2 φ2 Off
CK7 φ2 φ2 On φ1 φ1 On
CK8 φ2 φ2 On φ1 φ1 On
CK9 φ2 φ2 φ2 φ2 φ2 On
CK10 φ1 φ1 φ1 φ1 φ1 Off
CK11 On Off On Off On On
Table 5.2: Configurations for step down converter to achieve fractional voltages
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Figure 5.4: Step up converter switch configuration in detail
multiple switches are placed with different gating logic. As shown in the Table 5.2, clock signals
will be distributed differently for each conversion ratio setting.
In order to get maximum transconductance with smaller transistor, the up-converter uses its
internal voltage to drive the switches. In addition, PMOS switches can be used by using boosted
voltage level, to eliminate threshold voltage drop commonly seen in diode-connected transistors
like [48]. Because clock signals are generated in 1.8V logic level, appropriate drivers and level
converters are required. Furthermore, the up-converter’s internal nodes (as well as its output) need
to be charged to certain voltage before it can operate as charge pump. Therefore switches’ body
voltage is appropriately biased at different condition as shown in Figure 5.4.
The non-ideal characteristics of the charge pump can be distinguished into two parts. First is the
parasitic capacitance in transistors and metal wire. Parasitic capacitance in are periodically charged
and discharged, which leads to energy loss. Second is the non-zero resistance of the charge transfer
path. It includes both the on-resistance of the transistors and resistance of the routing metal. These
two characteristics will be analyzed in detail for following paragraphs.
First to be analyzed is parasitic capacitance. For voltage doubler example shown in Figure 5.1,
both plates of Cf are swinging as large as VBAT. In addition, the transistor switches are driven
by pulse signals. Parasitic capacitance related with gate terminal of the transistor will consume
unwanted power. Since its power is proportional to Cpar·V2swing·fclk, its effect can be minimized by
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Figure 5.5: Voltage doubler configuration
using small switches and narrower wire (lowering Cpar), reducing transistor gate voltage swing, or
running the charge pump at slower frequency.
Next, Figure 5.5 shows the voltage doubler configuration where Rw and Ron represent wire
resistance and transistor’s on-resistance, respectively. When the output voltage is stabilized after
enough number of clock cycle T=1/fclk, it can be represented as its Thevnin equivalent circuit. Due
to non-zero Rw and Ron, charge may not be transferred fully to the capacitors when switches are
on, which effectively increases Rout. In this configuration, Voc and Rout can be expressed as,
Rout =
T
C f

 1
1− e
T/2
−(2Ron+4RW )C f
−
1
2

+ T
C f ||Co

 1
1− e
T/2
−(2Ron+4RW )(C f ||Co)
−
1
2

 (5.1)
In (5.1), Rsum=2Rw+4Ron. If we assume Co was chosen to be much larger than Cf for lower
output ripple and Rsum ≪ T/Cf (i.e., RsumCf≪T), then (5.1) can be simplified as,
Rout =
T
C f
(5.2)
On contrary, if Rsum≫T/Cf, (5.1) can be simplified as,
Rout = 4Rsum (5.3)
Figure 5.6 shows plot of Rout as expressed in (5.1), (5.2), and (5.3). (5.2) tells that in order to
support more output power at same level of voltage drop, the user can either use larger capacitor
or increase the clock frequency. However, this is effective only until Rsum≪T/Cf. Considering
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Figure 5.6: Rout when Rsw = 0.25 Ω, Rw = 3Ω, Cf = 1µF, Co = 10µF.
that Rsum is mostly dependent on parameters fixed at design time, the whole circuit’s performance
can be limited by this parameter if it is not designed appropriately. In order to reduce Rsum, the
circuit has to be run at higher frequency (lowering T), use wider wire (lowering Rw), or use larger
transistors with higher gate voltage (lowering Ron).
These contradictory results suggest that the circuit has to find optimal design point. Con-
sidering that output loading is not fixed, the circuit was designed so that its parameters can be
dynamically adjusted in run-time. Therefore, the circuit needs to be highly reconfigurable. As for
the transistor sizing, each switch is composed of 5 independent transistors connected in parallel.
Number of transistors switching can be increased when the circuit experienced large output voltage
drop, and decreased when output loading is small so that efficiency can be improved. In addition,
the clock speed can be chosen from eight stages of clock divider, so that it can manage dynamic
power loss.
5.4 Measurement Result
Figure 5.7 shows die photograph of the circuit. The layout area is 1.16mm2.
Figure 5.8 and 5.9 shows output voltage at different input voltage and load current. Figure
5.8 is measured while decreasing battery input voltage, thereby changing to higher conversion
ratio when output voltage drops below 3.2V-10%. The output voltage stays within specified range,
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Figure 5.7: Die photograph of the circuit
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Figure 5.8: Measured output voltage while decreasing battery voltage
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Figure 5.9: Measured output voltage while increasing up battery voltage
except when there’s no load current. The circuit needs to be put into sleep mode to save power at
zero load, so it does not violate the target requirement. Figure 5.9 is measured while increasing
battery input voltage, so that conversion ratio is decreased when output voltage exceeds 3.2V+10%.
Again, output voltage stays within specified range except zero load case.
The Figure 5.10 shows efficiency with different input voltage and load current. Since the
nominal load current for this application was at 10 20mA, the circuit was designed to provide
higher efficiency at that range. The circuit provides 85.2-90.7% efficiency over battery voltage
range for 15mA load current. Although circuit can support higher current, it comes at the cost of
decreased efficiency and reduced battery voltage range.
Table 5.3 shows maximum current the circuit can support at different switching frequency.
Since external capacitor was used, size of the capacitor was kept large enough so that maximum
performance can be supported until limited by Rsum. For conclusion, the switched capacitor net-
work voltage regulator supporting battery voltage range of 1.7 3.4V was designed. It shows max-
imum efficiency of 91% at load current of 15mA. The actual cost for discrete component parts
could be decreased to $0.03 from $0.38 for boost converter case [46].
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Figure 5.10: Measured efficiency
Switching Frequency Max Current (mA)3.2V 2.5V 1.7V
65.28 kHz 110.4 67.38 14.11
130.56 kHz 128.9 79.18 18.27
261.12 kHz 135.1 83.5 20
522.2 kHz 136.7 83.5 20
1.044 MHz 134.7 83 19.4
2.089 MHz 131.8 74.37 17.85
8.356 MHz 111.6 62.88 15
Table 5.3: Maximum current the circuit can support
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CHAPTER 6
Ongoing and Future Work
6.1 Future Work for Crystal Oscillator
Although 32.768kHz quartz crystal is well known for its superior frequency characteristic over
silicon based timer, it shows quadratic dependence on temperature variation as shown in 2.17. It
has been widely known that the size of the capacitors in the both end of the crystal largely affects
crystal oscillation frequency. Fortunately, the capacitance is in the range of few pF, which can be
easily implemented on chip. Also, the simulation result suggests that phase of the pulse can also
affect the oscillation frequency. Therefore, it can potentially be modified to work as a temperature
compensated crystal oscillator (TCXO) if it is implemented together with other temperature sensor
circuit.
In order to make the circuit frequency controllable, the circuit has to be modified so that it
has a pair of digitally variable capacitor array. Also, its frequency dependence on pulse phase
has to be thoroughly investigated. With careful characterization and collaboration with low power
temperature sensor designer, the wireless sensor node can be equipped with more precise real time
clock.
With reduced power consumption provided by Schmitt trigger based pulse-driven crystal oscil-
lator discussed in Chapter 3 and low power temperature sensor such as [51] and [51], low power
TCXO can be implemented into WSN.
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6.2 Future Work for ADC
The design has been implemented in 180nm process inside of WSN system. Its supply voltage
is generated by LDO operating from battery voltage, and ADC is controlled through system’s
processor core. Because of these facts, it may have issues while interfacing with other blocks of
the system. First, LDO and its reference voltage generator have to be carefully characterized so
that it can provide stable output voltage change across different battery voltage and temperature.
Second, ADC’s input MUX should have minimal effect to ADC itself and any analog voltage nodes
it’s connected to. Third, ADC internal clock generator should provide adequate clock frequency
so that ADC can minimize energy per conversion but not lose accuracy. Fourth, ADC and LDO
have to consume low leakage power when put to sleep, and respond fast enough when conversion
is requested while it is still in sleep state. Overall, more careful characterization is necessary to
confirm that the design is operating properly.
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